

# CONTROL METHOD FOR BUS PROVIDED WITH INTERNAL SWITCH

## BACKGROUND OF THE INVENTION

### Field of the Invention

5           This invention relates to a bus control method for information processing apparatuses, and particularly to a control method for a bus provided with an internal switch in a controller of a complex apparatus implemented with LSI.

### 10   Related Background Art

          Conventionally, in the case of that a controller of a complex apparatus is realized with LSI, modules, such as bus masters including various CPUs and bus slaves, exist in the system to access  
15   memory, ROM and other IO devices. Each bus master often performs access to a plurality of slaves to execute processing.

          Each master module in the system, therefore, must access a plurality of slave modules. To realize  
20   this, a control method, in which a crossbar switch is used to switch connection from a master to a slave, is adopted.

          Conventionally, if a master accesses a slave, a switch is connected to begin a transaction, and then  
25   the switch is released from the master after completion of one transaction.

          However, if a master, i.e., CPU issues a read

transaction to a slow processing device, such as an IO device, and issues a write transaction to another device, a switch is released after receiving a data return of the read transaction and then the write  
5 transaction is issued to the next device. Therefore, the master cannot issue a next transaction until access to a transaction is completed, and also the slave cannot receive the next transaction until the current transaction is completed.

10

#### SUMMARY OF THE INVENTION

The purpose of this invention is to provide a bus control method, which can improve system performance by issuing a next transaction before a  
15 transaction for a slave is completed.

According to one aspect, the present invention which achieves these objectives relates to a bus control method for a bus, which is provided with a switch having a plurality of master ports and a  
20 plurality of slave ports and can connect each of the plurality of master ports to an arbitrary port of the plurality of slave ports, comprising an address phase that issues an address and a command, and a data phase that is separated from the address phase and  
25 issues write data, wherein the address phase of a next transaction can be issued before the data phase is completed.

According to one aspect, the present invention which achieves these objectives relates to a bus, comprising a switch that can connect each of the plurality of master ports to an arbitrary port of the plurality of slave ports, wherein the address phase, which issues an address and a command, and the data phase, which issues write data, are separated, and the address phase of a next transaction can be issued before the data phase is completed.

Other objectives and advantages besides those discussed above shall be apparent to those skilled in the art from the description of a preferred embodiment of the invention that follows. In the description, reference is made to accompanying drawings, which form a part thereof, and which illustrate an example of the invention. Such example, however, is not exhaustive of the various embodiments of the invention, and therefore reference is made to the claims, which follow the description for determining the scope of the invention.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a figure to show a bus protocol when write transaction is performed;

Fig. 2 is a figure to show a bus protocol when read transaction is performed;

Fig. 3 is a figure to show a bus protocol when

a transaction from a plurality of masters to a single slave is performed;

Fig. 4 is a figure to show a bus protocol when a transaction from a single master to a plurality of slaves is performed;

Fig. 5 is a figure to show a bus protocol when a master performs continuous transactions for the same slave; and

Fig. 6 is a conceptual figure to show a structure in which a plurality of masters and a plurality of slaves are connected to a bus through a switch.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

Hereinafter, referring to attached drawings, a preferred embodiment according to this invention will be explained in detail.

Fig. 6 shows a system structure of this embodiment. A plurality of master modules (Master-0 to 3) and a plurality of slave modules (Slave-0 to 3) are connected through Ybus.

The Ybus is comprised of bus YvBus (yv0 to 3), bus YiBus (yi0 to 3) and a switch SW. The plurality of master modules (Master-0 to 3) are connected to a plurality of master ports of the switch SW via the bus YvBus (yv0 to 3), and the plurality of slave modules (Slave-0 to 3) are connected to a plurality

of slave ports of the switch SW via the bus YiBus (yi0 to 3).

The bus Ybus is comprised of the following signals. As signals from the master modules to the slave modules, a transaction beginning signal y\_tsp, an address signal y\_addrp [31:4], a master ID signal y\_midp [4:0], a read write command specification signal y\_rd\_no\_wr, a command data specification signal y\_inst\_not\_data, an access length specification signal y\_one\_not\_two, a read byte enable signal y\_rd\_byteenp [15:0], a lock specification signal y\_lockp, a write data signal y\_wr\_datap [127:0], a write byte enable signal y\_wr\_byteenp [15:0], and a snoop mask signal y\_snoop\_maskp are provided. As signals from the slave modules to the master modules, a slave ready signal y\_srdyp, a return start signal y\_rsp, a return master ID signal y\_rmidp [3:0], a read data signal y\_rd\_datap [127:0], and a read error signal y\_rd\_errorp are provided.

In the Ybus, an address phase and a data phase are separated, and they can be overlapped. Hereinafter, each signal function and bus protocols will be explained.

Transaction beginning signal y\_tsp: A master module issues this signal when beginning a transaction. The master module must continue to

issue until the slave ready signal `y_srdyp` is issued. At the timing when `y_srdyp` is issued, the transaction of the master module is issued, and then the issue of this signal is canceled. The number of this signal  
5 in the slave side is one, and the signal means a transaction for a slave module of the receiver when the signal is issued. This signal in the master module side is prepared by the number of slave modules, and appropriate signals must be issued  
10 corresponding to slave modules to be accessed. This signal is used as a switch request signal for the switch besides a beginning signal of transaction.

Address signal `y_addrp [31:4]`: This signal shows an access address. At the timing when `y_tsp` is  
15 issued, an access address is confirmed and this signal must be maintained during one cycle after `y_tsp` is canceled.

Master ID signal `y_midp [3:0]`: This signal shows master ID, the master of which performs access.  
20 The master modules are assigned with master ID to identify each master, and master ID, which is assigned to a master that performs access, is issued. At the timing when `y_tsp` is issued, an access address is confirmed and this signal must be maintained  
25 during one cycle after `y_tsp` is canceled.

Read write command specification signal  
`y_rd_not_wr`: This signal shows types of read and

write for transactions to be issued. At the timing when y\_tsp is issued, an access address is confirmed and this signal must be maintained during one cycle after y\_tsp is canceled. Read access is performed when this signal is "1" and write access is performed when this signal is "0."

Command data specification signal

y\_inst\_not\_data: This signal shows whether a transaction to be issued is fetch of a command or data access. At the timing when y\_tsp is issued, an access address is confirmed and this signal must be maintained during one cycle after y\_tsp is canceled. Command fetch is performed when this signal is "1" and data access is performed when this signal is "0."

Access length specification signal

y\_one\_not\_two: This signal shows the number of valid beats of access data. The number of access beats at YBus is fixed to two beats of 128 bits, and this signal shows the number of valid beats for the number of access beats. At the timing when y\_tsp is issued, an access address is confirmed and this signal must be maintained during one cycle after y\_tsp is canceled. Only the first beat is valid when this signal is "1" and two beats are valid when this signal is "0."

Read byte enable signal y\_rd\_byteenp [15:0]:  
This signal shows valid byte lane in 128 bits when

read is performed. This signal specifies which byte lane is accessed to read in 128 bits when y\_one\_not\_two shows that one beat is valid. At the timing when y\_tsp is issued, an access address is confirmed and this signal must be maintained during one cycle after y\_tsp is canceled. It is valid when this signal is "1" and it is invalid when this signal is "0." This signal must be valid for all byte lanes if y\_one\_not\_two specifies two-beat access.

10        Lock specification signal y\_lockp: This signal shows lock transaction. If a master module continuously performs transactions, this signal is issued. Connection of the switch is not released while this signal is issued. This signal is issued at the first transaction to access, and must be continuously issued until y\_tsp of the last transaction is issued. Lock is issued when this signal is "1."

20        Write data signal y\_wr\_datap [127:0]: This signal shows write data, and issues 128-bit data in two-beat continuation on a bus from the following cycle after y\_tsp is issued. If y\_one\_not\_two is issued, only one beat is valid.

25        Write byte enable signal y\_wr\_byteenp [15:0]: This signal shows a valid write byte lane in 128 bits when write is performed. When y\_one\_not\_two shows one-beat valid, this signal specifies for which byte



lane in 128 bits write access is valid. This signal shows valid bits of write data at the same cycle as y\_wr\_datap.

5 Snoop mask signal y\_snoop\_mask: This signal shows that snoop must not be performed when accessed by a master. By issuing this signal, a transaction to be issued is not a target of snoop. Snoop is not performed when this signal is "1."

10 Slave ready signal y\_srdyp: This signal shows that the slave side is ready to receive a transaction from a master module. While this signal is issued, a master can issue y\_tsp to issue a transaction and the slave side must receive the transaction from the master. Although the number of this signal in the  
15 slave side is one, this signal is inputted to the master side by the number of slaves to which the master issues the transaction. The slave side is ready to receive a transaction if this signal is "1."

20 Return start signal y\_rsp: This signal shows beginning of read return transaction from a slave. When the slave side is ready to read return, it issues this signal to begin read return transaction. The slave side can issue this signal at any time, and a module, which issues a read request, must receive  
25 read return transaction. The issue period of this signal is one cycle. This signal is issued if its value is "1."

Return master ID signal y\_rmidp: This signal shows master ID of read return transaction. In the case of read transaction, the slave side keeps y\_rmidp from a master and returns the same ID when read return transaction is performed. A master module, which issues a read request, decodes this signal, and receives read return transaction if return master ID is its master ID. This signal is confirmed at the same time as issue of y\_rsp, and must be maintained during one cycle after y\_rsp is canceled.

Read data signal y\_rd\_datap [127:0]: This signal shows read data. In the case of read access, in which one beat is showed with y\_one-not-two that issues 128-bit data by two beats from next cycle after y\_rsp is issued, only the first beat is valid.

Read error signal y\_rd\_errorp: This signal shows error of read access. At the same timing as y\_rsp, this signal is issued during one cycle. Error is shown when this signal is "1."

Hereinafter, bus arbitration will be explained.

Bus arbitration is performed by an arbiter provided in the switch. Transaction is begun by y\_tsp issued by a master. After issuing y\_tsp, the master performs a switch request, and then y\_srdyp corresponding to a slave, which receives access for the request, is issued.

The signal `y_srdyp` shows a state in which a slave that receives access can receive a transaction, and is issued when the switch is connected.

5     At this point, switch connection for address phase is established, and a transaction of the address phase or a transaction of a phase other than data is possible.

10    After a master checks that `y_srdyp` to be inputted to the master is issued and a transaction canceled `y_tsp`, the transaction is begun.

The switch performs bus arbitration of next transaction in the following cycle in which `y_tsp` is canceled.

15    Switch connection for a data phase is established after switch connection for an address phase is established. Concretely, switch connection for a data phase is established in the following cycle in which switch connection for an address phase is established.

20    An address phase is cycles in which `y_tsp` and `y_srdyp` are issued. That is, an address phase is two cycles from a cycle, in which switch connection for the address phase is established, to the next cycle, and a data phase is two cycles shifted by one cycle  
25    from an address phase.

Hereinafter, protocols for transactions will be explained. As types of transactions, there are

transactions of 128-bit single beat and two beats for both read transaction and write transaction.

5 In the case of single beat, valid beat is a first one beat, however two beats are fixed in a data phase. Switching of transfer of single beat and two beats is performed by issuing `y_one_not_two` to be issued by a master.

10 Access of 128 bits or less is performed with single transaction, and access bytes are controlled by byte enable signal corresponding to each write and read. Not depending on transaction size, data position for address is fixed. In the case of two-beat transaction, all byte enable is valid and access is performed.

15 In addition, alignment of address must be accessed according to line.

(1) Write transaction

20 Hereinafter, protocols for write transaction will be explained. Fig. 1 shows bus protocols if write transaction is performed. Cycle numbers in the following description corresponds to ones shown in Fig. 1.

Cycle 2:

25 When beginning a transaction, a master issues `y_tsp` to a corresponding to slave. Simultaneously, the master must confirm and issue `y_one_not_two`, `y_rd_not_wr`, `y_inst_not_data`, `y_addrp` and `y_midp`.

Cycle 3:

Since y\_srdyp of the slave, which performs access, is issued, switch of an address phase is established in the cycle 2 and then the address phase is begun. Subsequently, the master cancels y\_tsp. The signals of y\_one\_not\_two, y\_rd\_not\_wr, y\_inst\_not\_data, y\_addrp and y\_midp must be maintained as they are. The address phase is established in cycle 2, so that switch of a data phase is established in this cycle after one cycle. The master issues y\_wr\_datap and y\_wr\_byteenp in the first beat.

Cycle 4:

Since the transaction of the address phase is completed, switch connection of the address phase is released, and the issue of y\_one\_not\_two, y\_rd\_not\_wr, y\_inst\_not\_data, y\_addrp and y\_midp is canceled. In addition, the master issues y\_wr\_datap and y\_wr\_byteenp in the second beat. If the transaction is performed in the state of issuing y\_one\_not\_two, y\_wr\_datap and y\_wr\_byteenp in this cycle are invalid.

Cycle 5:

The transaction of the data phase is completed, and switch connection of the data phase is released. At this point, this write transaction is completed.

Cycles 8 and 9:

For beginning next transaction, the master

issues y\_tsp a corresponding to slave, and then confirms y\_one\_not\_two, y\_rd\_not\_wr, y\_inst\_not\_data, y\_addrp and y\_midp. In the slave side, y\_srdyp is not issued and the slave is not in the receiving state, so that the master must continue to issue y\_tsp.

Cycle 10:

In the cycle 9, since y\_srdyp is issued and switch connection of an address phase is established, the transaction is begun.

Cycle 11:

Since switch connection of the address phase is released, if y\_srdyp is issued, the master issues y\_tsp of next transaction in this cycle and then begins the transaction.

Cycles 12 to 15:

If write transactions are continuously performed and the interval of them is narrow, the transactions can be begun without gaps.

(2) Read transaction

Hereinafter, protocols of read transaction will be explained. Fig. 2 shows bus protocols if read transaction is performed. Cycle numbers in the following description corresponds to ones shown in Fig. 2.

Cycle 2:

When beginning a transaction, a master issues

y\_tsp to a corresponding to slave. Simultaneously, the master must confirm and issue y\_one\_not\_two, y\_rd\_not\_wr, y\_inst\_not\_data, y\_addrp, y\_midp and y\_rd\_byteenp.

5     Cycle 3:

       Since y\_srdyp of the slave, which performs access, is issued, switch of an address phase is established in the cycle 2 and then the address phase is begun. Subsequently, the master cancels y\_tsp.

10    The signals of y\_one\_not\_two, y\_rd\_not\_wr, y\_inst\_not\_data, y\_addrp, y\_midp and y\_rd\_byteenp must be maintained as they are. The address phase is established in cycle 2, so that switch of a data phase is established in this cycle after one cycle.

15    Cycle 4:

       Since the transaction of the address phase is completed, switch connection of the address phase is released, and the issue of y\_one\_not\_two, y\_rd\_not\_wr, y\_inst\_not\_data, y\_addrp, y\_midp and y\_rd\_byteenp is canceled. By performing the above-described cycles, the transaction of the read command issued by the master is completed.

       Cycle 6:

25    If preparing read return data, the slave issues y\_rsp and y\_rmidp to begin a read return transaction. The signal y\_rmidp is one issued by the master. If the read transaction is error, y\_rd\_errorp is issued.

Cycle 7:

The issue of y\_rsp is canceled. In addition, if y\_rd\_errorp was issued, the issue of it is canceled. Read data in the first beat is issued to y\_rd\_datap.

5 Cycle 8:

The issue of y\_rmidp is canceled, and read data in the second beat is issued to y\_wr\_datap. If the read transaction is one after y\_one\_not\_two is issued, data in the second beat is invalid.

10 Cycle 9:

The read transaction is completed.

Cycles 9 and 10:

To begin next transaction, the master issues y\_tsp to a corresponding to slave, and confirm  
15 y\_one\_not\_two, y\_rd\_not\_wr, y\_inst\_not\_data, y\_addrp and y\_midp. Since y\_srdyp is not issued, the slave side is not in the receiving state and the master must continue to issue y\_tsp.

Cycle 11:

20 In the cycle 10, y\_srdyp is issued and switch connection of an address phase is established, so that the transaction is begun.

Cycle 12:

25 Since switch connection of the address phase is released, if y\_srdyp is issued, y\_tsp of next transaction is issued in this cycle to begin the transaction. If read transactions are continuously



performed and the interval of them is narrow, the transactions can be begun without gaps.

By using the above-described protocols, in the state that phases are separated into address phase  
5 and data phase, switch connection is changed and each switch connection is released. Therefore, accesses from a plurality of masters to the same slave, or from the same master to a plurality of slaves can be issued in parallel.

10 (3) Multi master transaction

Hereinafter, processing procedures for transactions from a plurality of masters to one slave will be explained using Fig. 3.

In Fig. 3, Yv is a bus in the master side and  
15 Yi is a bus in the slave side. In both sides, protocols are the same. The buses Yv and Yi are connected through the switch. Two masters shown in Fig. 3 issue y\_tsp in the same cycle, however y\_srdyp from the slave side is issued to only one master and  
20 switch connection is established.

When the address phase of a master, which performs access, is completed, the slave issues y\_srdyp to another master, and then switch connection is established and the transaction is begun. At read  
25 return, the slave issues y\_rmidp, and transfers data. In the master side, each master inputs the read return data, to which master ID that is assigned to

the master is issued. Then, the read transaction is completed.

If the same master performs read transactions, the slave side must return read data in the access  
5 order.

#### (4) Multi slave access transaction

Hereinafter, processing procedures for transactions from one master to a plurality of slaves will be explained using Fig. 4.

10 By issuing y\_tsp corresponding to slaves to be accessed, the mater selects slaves and then begins a transaction.

In the master side, the switch is released when the address phase is completed, so that the master  
15 can issue next transaction. That is, when the address phase of one transaction is completed, the master issues y\_tsp to a slave to be accessed next and then begins next transaction.

#### (5) Locked transaction

20 Hereinafter, processing procedures for continuous transactions from a master to the same slave will be explained using Fig. 5.

If performing accesses continuously, a master issues y\_lockp. If y\_lockp is issued, an arbiter in  
25 the switch dose not release the switch even if the address phase is completed and maintains the state, in which switch connection is established. Therefore,

if the slave is ready, the master can begin next transaction. If y\_lockp is issued, the switch maintains connection until the issue is canceled. If performing continuous transactions, the master must  
5 access only the same slave while issuing y\_lockp.

The switch connects a plurality of masters and a plurality of slaves, and provides a switch connection mechanism from masters to slaves and a transfer path of read return data.

10 The switch connection mechanism from masters to slaves includes a bus arbitration mechanism, and establishes switch connection after detecting y\_tsp from a master and y\_srdyp from a slave. As described in multi master transaction and multi slave  
15 transaction, arbitration of switch connection controls establishment of switch connection based on use situation of y\_tsp issued by masters and y\_srdyp issued by corresponding slaves.

When a plurality of masters request switch  
20 connection at the same time, masters, which are permitted connection, are selected by the arbitration mechanism and y\_srdyp is issued to the masters.

According to the above-described embodiments, address phase and data phase can be overlapped. In  
25 addition, a read request is switched besides an access from a master, so that the master can begin a transaction for another slave before read return is

received.

With this method, in a controller for a multi apparatus, which is connected with a plurality of masters and a plurality of slaves, transactions from  
5 a master to slaves or from masters to the same slave can be issued at the same time.

Therefore, when an access is performed to a slow device, a transaction to a high-speed device can be issued, so that whole processing performance is  
10 not lowered and a switching mechanism maintaining high bandwidth can be provided.

In addition, a single transaction and a burst transaction perform the same sequence, so that hardware control becomes simple.

15 Furthermore, by using a switch request signal as a transaction start signal, it is not necessary to receive the recognition signal to a request signal, so that response time for a switch request is shortened to improve performance.

20 Although the present invention has been described in its preferred form with a certain degree of particularity, many apparently widely different embodiments of the invention can be made without departing from the spirit and the scope thereof. It  
25 is to be understood that the invention is not limited to the specific embodiments thereof except as defined in the appended claims.